IE = IC + IB / IC = βIB
MODE: FWD_ACTIVE / VCE > VCE(sat)
BASE_WIDTH: MODULATED
STATE: AMPLIFYING
ASKiIMAN™ DOOR 02 / REALM 10
--:-- · -- --- ----

Ontological Layer: Controlled Carrier Transport

Bipolar Junction Transistor

The Foundation of Amplification and Switching

The Three-Terminal Controller

A BJT is not merely a three-terminal semiconductor. Its operation emerges from two interacting junctions and controlled carrier transport through a thin base. By injecting carriers from the heavily doped emitter, a small base current can command a massive collector current—the mechanism that sparked the electronic revolution.

P/N MATERIAL → MULTIPLE JUNCTIONS → EMITTER/BASE/COLLECTOR → CARRIER INJECTION → TRANSPORT → TRANSISTOR ACTION → CURRENT CONTROL → CURRENT GAIN (β) → AMPLIFY / SWITCH

The 12 Transistor Realms

Ontological Mapping: Nodes 01 - 80

GROUP 01-08

Concept & Structure

  • 01-02 BJT Concept & Identity
  • 03-04 Construction & Doping Regions
  • 05-06 NPN vs PNP Transistors
  • 07-08 Terminals & Symbols
GROUP 09-12

Transistor Action

  • 09 EBJ & CBJ Junctions
  • 10 Carrier Injection from Emitter
  • 11 Carrier Transport through Base
  • 12 The Mechanism of Transistor Action
GROUP 13-17

Current Relations

  • 13 Components (IE, IB, IC)
  • 14 Fundamental Relation (IE = IC + IB)
  • 15 Common-Base Gain (α)
  • 16-17 Common-Emitter Gain (β) & α-β Rel
GROUP 18-20

Configurations

  • 18 Common-Base (CB) Config
  • 19 Common-Emitter (CE) Config
  • 20 Common-Collector (CC) Config
  • Input/Output Port Grounding
GROUP 21-25

Operating Regions

  • 21 Mapping the Operating Regions
  • 22 Forward Active (Amp)
  • 23 Cutoff (Switch OFF)
  • 24 Saturation (Switch ON) / 25 Reverse
GROUP 26-29

V-I Characteristics

  • 26 V-I Curve Overviews
  • 27 Input Characteristics (IB vs VBE)
  • 28 Output Characteristics (IC vs VCE)
  • 29 Transfer Characteristics
GROUP 30-33

Mathematical Models

  • 30 Ebers-Moll Model (Non-linear)
  • 31 Governing BJT Equations
  • 32 Ideal vs 33 Practical Behaviour
  • Large-Signal DC Modeling
GROUP 34-39

Early Effect

  • 34 Base Width & 35 Modulation
  • 36 Early Effect Mechanism
  • 37 Early Voltage (VA)
  • 38-39 Output Resistance Impact
GROUP 40-54

Dynamics & Frequency

  • 40-42 Capacitances & Charge Storage
  • 43-49 Switching Times (Delay/Rise/Fall)
  • 50-51 Frequency Response & Gain
  • 52-54 Cutoff (fα/fβ) & Transition (fT) Freq.
GROUP 55-64

Thermal & Breakdown Limits

  • 55-57 Temp Effects & Thermal Runaway
  • 58-61 Breakdown Mechanisms (Avalanche)
  • 62 Power Dissipation Limits
  • 63 Safe Operating Area (SOA) & 64 Bias
GROUP 65-72

Applications & Comparisons

  • 65 Amplifier vs 66 Switch Operation
  • 67 Current-Controlled Nature
  • 68-69 CE vs CB vs CC Comparison
  • 70 NPN vs PNP / 72 BJT vs FET preview
FINAL PROTOCOL

12 — BJT Analytical Laboratory

IE = IC + IB
IC = β * IB + ICEO
β = α / (1 - α)
ro = (VA + VCE) / IC
[1] IDENTIFY REGION [2] CALCULATE GAINS [3] APPLY EARLY EFFECT [4] CHECK THERMAL LIMITS [5] SOLVE NETWORK

Executing the mathematics of the BJT. From datasheet parameter extraction to complex numerical analysis of hFE, leakage currents, and Early Voltage, establishing the firm mathematical foundation required for Transistor Biasing in Realm 12.

SIMULATION RUNNING